

## Freeform Search

<b>Database:</b>	US Pre-Grant Publication Full-Text Database
	US Patents Full-Text Database
	US OCR Full-Text Database
	EPO Abstracts Database
	JPO Abstracts Database
	Derwent World Patents Index
	IBM Technical Disclosure Bulletins
<b>Term:</b>	6628671.pn. or 6751737.pn.
<b>Display:</b>	<input type="text" value="20"/> Documents in <b>Display Format:</b> <input type="text" value="TI"/> Starting with Number <input type="text" value="1"/>
<b>Generate:</b> <input type="radio"/> Hit List <input checked="" type="radio"/> Hit Count <input type="radio"/> Side by Side <input type="radio"/> Image	

### Search History

DATE: Friday, May 13, 2005    [Printable Copy](#)    [Create Case](#)

<u>Set</u> <u>Name</u> side by side	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L17</u>	6628671.pn. or 6751737.pn.	4	<u>L17</u>
<u>L16</u>	L15 and (sleep\$5 or sav\$3)	77	<u>L16</u>
<u>L15</u>	(portable or handheld or batter\$3 or cellular or moble or wireless or mobile) near100 context\$3 near3 switch\$5	276	<u>L15</u>
<u>L14</u>	L13 not l9	104	<u>L14</u>
<u>L13</u>	(portable or handheld or batter\$3 or cellular or moble or wireless) near100 context\$3 near3 switch\$5	170	<u>L13</u>
<u>L12</u>	l9 not l6	30	<u>L12</u>
<u>L11</u>	L9 not l6	30	<u>L11</u>
<u>L10</u>	L9 not l8	42	<u>L10</u>
<u>L9</u>	(portable or handheld or batter\$3 or cellular) near100 context\$3 near3 switch\$5	66	<u>L9</u>
<u>L8</u>	batter\$3 near200 context\$3 near3 switch\$5	25	<u>L8</u>
<u>L7</u>	L6 not l5	12	<u>L7</u>
<u>L6</u>	(portable or handheld or batter\$3 ) near100 context\$3 near3 switch\$5	36	<u>L6</u>

<u>L5</u>	batter\$3 near100 context\$3 near3 switch\$5	25	<u>L5</u>
<u>L4</u>	batter\$3 near50 context\$3 near3 switch\$5	25	<u>L4</u>
<u>L3</u>	batter\$3 near25 context\$3 near3 switch\$5	23	<u>L3</u>
<u>L2</u>	batter\$3 and context\$3 near3 switch\$5	562	<u>L2</u>
<u>L1</u>	batter\$3 near8 context\$3 near3 switch\$5	10	<u>L1</u>

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((context\* &lt;near/2&gt; switch\* &lt;and&gt; (updat\*, modif\*, sav\*, chang\*))&lt;in&gt;metadata)&amp;..."

☒ e-mail

Your search matched 19 of 49 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.[» View Session History](#)[» New Search](#)[» Key](#)

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search


☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

Select Article Information:

- |                          |  |
|--------------------------|--|
| <input type="checkbox"/> | <p><b>1. An efficient semaphore implementation scheme for small-memory embedded systems</b><br/> Zuberi, K.M.; Shin, K.G.;<br/> Real-Time Technology and Applications Symposium, 1997. Proceedings., Third IEEE<br/> 9-11 June 1997 Page(s):25 - 34<br/> <a href="#">AbstractPlus</a>   Full Text: <a href="#">PDE(824 KB)</a> IEEE CNF</p>  |
| <input type="checkbox"/> | <p><b>2. The Aleph event builder: a multi-user FASTBUS master</b><br/> Einsweiler, K.; Marchioro, A.; von Ruden, W.; Battaiotto, P.;<br/> Nuclear Science, IEEE Transactions on<br/> Volume 35, Issue 1, Feb 1988 Page(s):316 - 320<br/> <a href="#">AbstractPlus</a>   Full Text: <a href="#">PDE(288 KB)</a> IEEE JNL</p>  |
| <input type="checkbox"/> | <p><b>3. Concurrent event handling through multithreading</b><br/> Kekckler, S.W.; Chang, A.; Chatterjee, W.S.L.S.; Dally, W.J.;<br/> Computers, IEEE Transactions on<br/> Volume 48, Issue 9, Sept. 1999 Page(s):903 - 916<br/> <a href="#">AbstractPlus</a>   <a href="#">References</a>   Full Text: <a href="#">PDE(288 KB)</a> IEEE JNL</p>   |
| <input type="checkbox"/> | <p><b>4. Reducing power consumption during TLB lookups in a PowerPC/spl trade/ embedded processor</b><br/> Swaminathan, S.; Patel, S.B.; Dieffenderfer, J.; Silberman, J.;<br/> Quality of Electronic Design, 2005. ISQED 2005. Sixth International Symposium on<br/> 21-23 March 2005 Page(s):54 - 58<br/> <a href="#">AbstractPlus</a>   Full Text: <a href="#">PDE(184 KB)</a> IEEE CNF</p> |
| <input type="checkbox"/> | <p><b>5. On-line dynamic voltage scaling for hard real-time systems using the EDF algorithm</b><br/> Cheol-Hoon Lee; Shin, K.G.;<br/> Real-Time Systems Symposium, 2004. Proceedings. 25th IEEE International<br/> 5-8 Dec. 2004 Page(s):319 - 335<br/> <a href="#">AbstractPlus</a>   Full Text: <a href="#">PDE(208 KB)</a> IEEE CNF</p>   |
| <input type="checkbox"/> | <p><b>6. A mechanism for efficient context switching</b><br/> Nuth, P.R.; Dally, W.J.;<br/> Computer Design: VLSI in Computers and Processors, 1991. ICCD '91. Proceedings., 1991 IEEE Internation:<br/> 14-16 Oct. 1991 Page(s):301 - 304<br/> <a href="#">AbstractPlus</a>   Full Text: <a href="#">PDE(240 KB)</a> IEEE CNF</p>   |
| <input type="checkbox"/> | <p><b>7. The Named-State Register File: implementation and performance</b></p>   |

- ☐ Nuth, P.R.; Dally, W.J.;  
High-Performance Computer Architecture, 1995. Proceedings. First IEEE Symposium on  
22-25 Jan. 1995 Page(s):4 - 13  
[AbstractPlus](#) | Full Text: [PDF](#)(580 KB) IEEE CNF
- ☐ 8. **Stack-free process-oriented simulation**  
Booth, C.J.M.; Bruce, D.I.;  
Parallel and Distributed Simulation, 1997. Proceedings. 11th Workshop on  
10-13 June 1997 Page(s):182 - 185  
[AbstractPlus](#) | Full Text: [PDF](#)(400 KB) IEEE CNF
- ☐ 9. **Exploiting dead value information**  
Martin, M.M.; Roth, A.; Fischer, C.N.;  
Microarchitecture, 1997. Proceedings. Thirtieth Annual IEEE/ACM International Symposium on  
1-3 Dec. 1997 Page(s):125 - 135  
[AbstractPlus](#) | Full Text: [PDF](#)(1032 KB) IEEE CNF
- ☐ 10. **Micro-preemption synthesis: an enabling mechanism for multi-task VLSI systems**  
Kim, K.; Karri, R.; Potkonjak, M.;  
Computer-Aided Design, 1997. Digest of Technical Papers., 1997 IEEE/ACM International Conference on  
9-13 Nov. 1997 Page(s):33 - 38  
[AbstractPlus](#) | Full Text: [PDF](#)(568 KB) IEEE CNF
- ☐ 11. **Mapping a real-time video algorithm to a context-switched FPGA**  
Kelem, S.;  
FPGAs for Custom Computing Machines, 1997. Proceedings., The 5th Annual IEEE Symposium on  
16-18 April 1997 Page(s):236 - 237  
[AbstractPlus](#) | Full Text: [PDF](#)(144 KB) IEEE CNF
- ☐ 12. **Scalable real-time system design using preemption thresholds**  
Saksena, M.; Yun Wang;  
Real-Time Systems Symposium, 2000. Proceedings. The 21st IEEE  
27-30 Nov. 2000 Page(s):25 - 34  
[AbstractPlus](#) | Full Text: [PDF](#)(860 KB) IEEE CNF
- ☐ 13. **Improving branch prediction accuracy in embedded processors in the presence of context switches**  
Pasricha, S.; Veidenbaum, A.;  
Computer Design, 2003. Proceedings. 21st International Conference on  
13-15 Oct. 2003 Page(s):526 - 531  
[AbstractPlus](#) | Full Text: [PDF](#)(284 KB) IEEE CNF
- ☐ 14. **Enhancing the AvrX kernel with efficient secure communication using software thread integration**  
Ganesan, P.; Dean, A.G.;  
Real-Time and Embedded Technology and Applications Symposium, 2004. Proceedings. RTAS 2004. 10th IF  
25-28 May 2004 Page(s):265 - 274  
[AbstractPlus](#) | Full Text: [PDF](#)(775 KB) IEEE CNF
- ☐ 15. **A knowledge-based alarm processor for an energy management system**  
Tesch, D.B.; Yu, D.C.; Fu, L.-M.; Vairavan, K.;  
Power Systems, IEEE Transactions on  
Volume 5, Issue 1, Feb. 1990 Page(s):268 - 275  
[AbstractPlus](#) | Full Text: [PDF](#)(744 KB) IEEE JNL
- ☐ 16. **Reducing the variance of point-to-point transfers for parallel real-time programs**  
Mraz, R.;  
Parallel & Distributed Technology: Systems & Applications, IEEE [see also IEEE Concurrency]  
Volume 2, Issue 4, Winter 1994 Page(s):20 - 31

[AbstractPlus](#) | Full Text: [PDF\(900 KB\)](#) IEEE JNL



**17. Low-Overhead Interactive Debugging via Dynamic Instrumentation with DISE**

Corliss, M.L.; Lewis, E.C.; Roth, A.;

High-Performance Computer Architecture, 2005. HPCA-11. 11th International Symposium on  
12-16 Feb. 2005 Page(s):303 - 314

[AbstractPlus](#) | Full Text: [PDF\(256 KB\)](#) IEEE CNF



**18. The effect of first-level cache improvements on the RAMpage memory hierarchy**

Machanick, P.; Patel, Z.;

Africon Conference in Africa, 2002. IEEE AFRICON. 6th  
Volume 1, 2-4 Oct. 2002 Page(s):71 - 76 vol.1

[AbstractPlus](#) | Full Text: [PDF\(464 KB\)](#) IEEE CNF



**19. Hybrid earliest deadline first/preemption threshold scheduling for real-time systems**


Dong-Zhi He; Fei-Yue Wang; Wei Li; Xiang-Wen Zhang;

Machine Learning and Cybernetics, 2004. Proceedings of 2004 International Conference on  
Volume 1, 26-29 Aug. 2004 Page(s):433 - 438 vol.1

[AbstractPlus](#) | Full Text: [PDF\(664 KB\)](#) IEEE CNF



Indexed by



[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2005 IEEE